Something went wrong. Try again.
OR-1 dataflow CPU sketch
Something went wrong. Try again.
refactor: rename shift ops (SHL/SHR/ASR), FREE_CTX→FREE_FRAME, add EXTRACT_TAG and ALLOC_REMOTE master
Task 1: Update emu/alu.py for opcode renames from Phase 1: - Rename ArithOp.SHIFT_L → SHL, SHIFT_R → SHR, ASHFT_R → ASR - Rename RoutingOp.FREE_CTX → FREE_FRAME - Add RoutingOp.EXTRACT_TAG and ALLOC_REMOTE as no-op ALU implementations - Update test_alu.py to use new opcode names Verification: - python -m pytest tests/test_alu.py -v: All 40 tests pass
Author Orual Date (Mar 7, 2026, 6:40 PM UTC) Commit e2a9e27c e2a9e27cd16694a26f816674fe5cad7354bfe2b9 Parent efd1ed85 efd1ed85ced1949f95c294a7296380acf5234e8e Change ID okolqoop okolqoopvotpzmzlsnvqnoppnrpnrnlm