Something went wrong. Try again.
OR-1 dataflow CPU sketch
Something went wrong. Try again.
feat: add frame layout computation and mode derivation to allocate master
- Add _compute_modes() to derive OutputStyle, has_const, dest_count from edge topology - Add _compute_frame_layouts() for frame slot assignment per activation - Add _assign_act_ids() replacing _assign_context_slots() for 3-bit activation IDs - Remove _assign_context_slots() function - Update allocate() main flow to call new functions in sequence - Add comprehensive test suite in tests/test_allocate_frames.py Verifies AC5.2 (canonical layouts), AC5.3 (sequential activation IDs), AC5.4 (slot assignment order), AC5.5 (mode computation), AC5.6 (overflow checking), AC5.7 (exhaustion detection)
Author Orual Date (Mar 7, 2026, 6:40 PM UTC) Commit 30feb923 30feb9239841423942a54f50bafb53e6201156c4 Parent 6821e914 6821e9148ba2c9006b8a5c3b4e67fd51a222896d Change ID ppuzvzrt ppuzvzrtvkvztmvmxwklqwrmvlsxuory
No change between two revisions.