The main interface to the target processor is via standard communication. It contains the connections to the high voltage (Vpp), Vdd sense lines, and clock and data connections that are required for programming and connecting with the target devices.
The Vpp high-voltage lines can produce a variable voltage that can swing from 0-14V to satisfy the voltage requirements of the specific emulation processor.
The V
dd sense connection draws current from the target processor. The actual power comes from the MPLAB PICkit 4 In-Circuit Debugger system, as the Vdd sense line is used as a reference only to track the target voltage.
The clock and data connections are interfaces with the following characteristics:
• |
Clock and data signals are in high-impedance mode (even when no power is applied to the MPLAB PICkit 4 In-Circuit Debugger system). |
• |
Clock and data signals are protected from high voltages caused by faulty targets systems, or improper connections. |
• |
Clock and data signals are protected from high current caused from electrical shorts in prototype or target systems. |
Table: Electrical Logic Table
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure: MPLAB PICkit 4 Debugger Connector Pinout
